Performance Evaluation of Low Power Dynamic Circuit Using Footed Diode Domino Logic
نویسنده
چکیده
Power saving is more important than any other thing now a days because high speed and low power design continues to get more attention. In this paper, low power dynamic circuit [1] has been implemented at 180nm, 90nm, 45nm and 32nm technology, using HSPICE. The simulations are performed on CosmosScope. The power saved is up to 46%, 50%, 51% and 73% for 180nm, 90nm, 45nm and 32nm technology respectively using the proposed footed diode circuit [1]. Domino buffer and a two input AND gate have been used as a test circuit to show the simulation results.
منابع مشابه
A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic
Dynamic logic style is used in high performance circuit design because of its fast speed and less transistors requirement as compared to CMOS logic style. But it is not widely accepted for all types of circuit implementations due to its less noise tolerance and charge sharing problems. A small noise at the input of the dynamic logic can change the desired output. Domino logic uses one static CM...
متن کاملPerformance of low power Domino Circuits using pseudo dynamic buffer
this paper proposes a buffer circuit for footed domino logic circuit. It minimizes redundant switching at the output node. This circuit prevents propagation of precharge pulse to the output node during precharge phase which saves power consumption. We have calculated the power consumption, delay and power delay product of proposed circuits and compared the results with existing domino circuit f...
متن کاملDouble Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates
In this paper, a new technique for domino circuit is proposed, which has high noise immunity and consume low power without degrading the performance for wide fan-in dynamic gates. The proposed circuit utilizes the double stage domino technique, in which the domino circuit is divided into two stages: standard footed domino includes pull-down network and another standard footed domino includes on...
متن کاملLow Power Dynamic Buffer Circuits
In this paper we propose two buffer circuits for footed domino logic circuit. It minimizes redundant switching at the output node. These circuits prevent propagation of precharge pulse to the output node during precharge phase which saves power consumption. Simulation is done using 0.18μm CMOS technology. We have calculated the power consumption, delay and power delay product of proposed circui...
متن کاملA Novell High-speed low-power domino logic technique for static output in evaluation phase for high frequency inputs
Domino logic is widely used for high switching speed and high performance circuits. In dynamic logic, problem arises while cascading one gate to another. In order to cascade dynamic logic, domino logic is used which consists of an inverter used between two stages. Robustness of domino logic diminishes with downscaling as leakage power increases. This paper presents a new proposed domino logic c...
متن کامل